

REMARKS

Favorable reconsideration of this application is respectfully requested.

Claims 1-16 are pending in this application. Claims 1-16 were rejected under 35 U.S.C. § 103(a) as unpatentable over U.S. patent application publication 2003/0217249 to Postiff et al. (herein "Postiff") in view of U.S. patent 6,189,087 to Witt et al. (herein "Witt"). That rejection is traversed by the present response as discussed next.

The claims are directed to a processor that includes a register renaming function for sequentially rewriting contents of a register alias table using a reorder buffer and a physical register free list, the reorder buffer holding a correspondence of a local register number to its physical register number, which are included in the decoded instruction code, in a register alias table and storing an assignable number of the physical register number in the physical register free list to store a correspondence of an instruction number, an architecture register number, and an old physical register number.

In other words, according to the claimed invention, a caching register is provided to realize consistency between the caching register and a register part by inserting and executing an instruction for loading or storing register data in accordance with a register of a subsequent instruction and caching information (see for example the present specification at page 8, lines 8-10 and 12-15).

The outstanding rejection relies on Postiff to disclose each claimed feature except for the "instruction code being obtained by pre-decoding the instruction from said instruction fetch part", and the outstanding rejection relies on Witt to disclose that feature at column 7, line 64 to column 8, line 16.<sup>1</sup>

In reply to that basis for the rejection applicants respectfully submit the claims as written distinguish over Postiff in view of Witt.

---

<sup>1</sup> Office Action of May 21, 2007, page 4, first full paragraph.

Applicants respectfully submit neither Postiff nor Witt disclose or suggest both of the claimed “register part” and “caching register”. The outstanding rejection relies on Postiff to disclose the claimed “register part” at Figure 1, item 12 and relies on Postiff to disclose the claimed “caching register” at Figure 1, item 10. However, those noted elements in Postiff do not operate as in the claimed elements. More specifically Postiff merely discloses a physical register file (PRF) 12 and a logical register file (LRF) 12, but neither element corresponds to the claimed “caching register” configured to cache the contents held by the register part, and particularly such that a register transfer instruction is issued “for transferring inner data between said caching register and said register part when said instruction insertion determining part determines that the inner transfer instruction is to be inserted”. Stated another way, Postiff does not disclose or suggest that either the physical register file (PRF) 12 or logical register file (LRF) 10 are a caching register to provide a consistency between the caching register and a register part by inserting and executing an instruction for loading or storing register data in accordance with the register of a subsequent instruction and caching information.

Moreover, applicants respectfully submit Witt does not cure any of the deficiencies in Postiff.

Witt merely describes that:

... x86 instructions... are parsed and pre-decoded in an instruction cache (“ICACHE”) 104, the pre-decoded x86 instructions are copied to a byte queue (“BYTEQ”) 106, and the pre-decoded x86 instructions are mapped in an instruction decoder (“IDECODE”) 108 to respective sequences of instructions for RISC-like operations (“ROPs”).<sup>2</sup>

---

<sup>2</sup> Witt at column 4, lines 11-18.

From the above-disclosure it is clear that Witt merely discloses that the fetched instruction code is parsed or divided into x86 instructions, which are mapped to respective sequences of instructions for ROPs.

Witt thereby does not cure the above-noted deficiencies in Postiff as Witt also does not disclose or suggest specifics of the “register part” and “caching register” recited in the claims, and particularly such that a register transfer instruction is used “for transferring inner data between said caching register and said register part when said instruction insertion determining part determines that the inner transfer instruction is to be inserted”. Witt in that respect also does not disclose or suggest a caching register that can realize a consistency between the caching register and a register part by inserting and executing an instruction for loading or storing register data in accordance with the register of a subsequent instruction and caching information.

In contrast to Witt, and with reference to Figures 1 and 2 in the present specification as non-limiting examples, in the present invention a register transfer and issuing part (for example element 9 in Figure 1, element 120 in Figure 2) issues a register transferring instruction for transferring inner data between the caching register (for example element 3 in Figure 1, element 300 in Figure 2) and the register part (for example element 4 in Figure 1, element 400 in Figure 2) when the instruction insertion determining part determines that the inner transfer function is to be inserted.

Witt merely discloses generating a plurality of instructions by parsing or dividing one fetched instruction. The claims are not directed to such an operation as in Witt but instead the claims are directed to issuing a register transfer function. In the claimed subject matter the fetched and instruction group does not include information with respect to “the register transfer function”, and the issuing part issues “the register transfer instruction” on the basis of the register numbers and the fetched instructions.

Moreover, applicants submit Postiff is further deficient.

One other basis for the outstanding rejection cites paragraph [0035] of Postiff to disclose a “register transfer instruction issuing part configured to issue a register transfer instruction for transferring inner data between said caching register and said register body when the instruction insertion determining part determines that the inner transfer instruction is to be inserted”.<sup>3</sup> Applicants traverse that basis for the outstanding rejection. Specifically, Postiff in paragraph [0035] merely states:

Readiness is determined in when a producer instruction 108 (see FIG. 4) completes and broadcasts its VRN 105 to the reservation stations. Each station compares its unready source VRN with VRN 105 broadcasted. If there is a match, the source VRN is marked ready. When all the instruction's operands become ready, the instruction is scheduled (selected) for execution. The low 6 bits of the instructions operand source VRN are used to directly index into the 64-entry PRF 10 (branch 52 of FIG. 3).

Applicants submit that disclosure in Postiff does not correspond to the “register transfer instruction issuing part” in the claims. Specifically that disclosure in Postiff does not indicate any transfer of inner data between a caching register (for example element 3 in Figure 1, element 300 in Figure 2) and a register part (for example element 4 in Figure 1, element 400 in Figure 2) based on determining that an inner transfer instruction is to be inserted.

Moreover, applicants submit that in Postiff the producer operand supplied from the producer instruction 108 to the physical register file 10 would correspond to RISC-like operations (ROPs) such as in Witt, as Postiff states in the above-noted paragraph [0035] that “the low 6 bits of the instructions operand source VRN are used to directly index into the 64-entry PRF 10”.

---

<sup>3</sup> Office Action of May 21, 2007, page 5, fourth paragraph.


In view of the foregoing comments applicants respectfully submit the claims as written positively recite features neither taught nor suggested by Postiff in view of Witt. Applicants submit neither of those references disclose or suggest that a register transfer instruction for transferring inner data between a caching register (for example element 3 in Figure 2, element 300 in Figure 2 in the present specification) and the register part (for example element 4 in Figure 1, element 400 in Figure 2 in the present specification) when the instruction insertion determining part determines that the inner transfer instruction is to be inserted. Thereby, applicants respectfully submit the claims as written distinguish over Postiff in view of Witt.

In view of the present response, applicants respectfully submit that the claims as written distinguish over the applied art to Postiff in view of Witt.

As no other issues are pending in this application, it is respectfully submitted that the present application is now in condition for allowance, and it is hereby respectfully requested that this case be passed to issue.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND,  
MAIER & NEUSTADT, P.C.



Eckhard H. Kuesters  
Attorney of Record  
Registration No. 28,870

Customer Number

**22850**

Tel: (703) 413-3000  
Fax: (703) 413 -2220  
(OSMMN 08/07)

Surinder Sachar  
Registration No. 34,423